发明名称 BIT SYNCHRONIZATION DETECTION MEANS
摘要 PROBLEM TO BE SOLVED: To generate an accurate sampling clock that is used for correcting a pulse width of a noise in the case that the noise is intruded in the pulse signal of bit synchronization. SOLUTION: A pulse width measurement section 3 measures a pulse width of a rectangular pulse signal received via a signal shape section 2, a pulse width confirmation section 4 discriminates whether or not a pulse width of each pulse signal is a normal pulse width within a prescribed normal range based on a prescribed pulse width criterion and stores the pulse width to a pulse width storage section 5 as to the normal pulse signal and applies to either or both of not normal pulse signal when the signal is a noise signal with a prescribed 1st reference range, for example based on the pulse width of the normal pulse signals after and before the noise signal and updates the result to the pulse width storage section 5. An arithmetic section 6 calculates a mean pulse width and a timing based on sets of the pulse width and a sampling clock generating section 7 generates a sampling clock.
申请公布号 JPH10150438(A) 申请公布日期 1998.06.02
申请号 JP19960306108 申请日期 1996.11.18
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 MATSUMURA TERUE;YAMAMOTO MASAHIRO
分类号 H04L7/027;H04L7/02 主分类号 H04L7/027
代理机构 代理人
主权项
地址