发明名称 |
Data multiplexing system having at least one low-speed interface circuit connected to a bus |
摘要 |
A data multiplexing system which includes a plurality of data multiplexing buses through which a plurality of low-speed digital signals are collected into, and distributed from, a multiplexer/demultiplxer. In a data multiplexing mode, the low-speed digital signals entered from a plurality of low-speed transmission lines have their signal format converted by respectively corresponding low-speed interface circuits, and the resulting signals are multiplexed in time slots designated within a multiplexed signal of primary level on the up bus line of the corresponding data multiplexing bus. The high-speed multiplexer multiplexes the collected signals up to a predetermined signal level and sends the resulting secondary multiplexed signal to a high-speed interface module having a high-speed transmission line interface. The high-speed interface module converts the received secondary multiplexed signal and sends the resulting signal to the high-speed transmission line. The signal of the high-speed transmission line is processed by the high-speed interface module and the high-speed demultiplexer, and the low-speed digital signals are sent to the low-speed transmission lines.
|
申请公布号 |
US5757806(A) |
申请公布日期 |
1998.05.26 |
申请号 |
US19970846165 |
申请日期 |
1997.04.28 |
申请人 |
HITACHI, LTD. |
发明人 |
KOYAMA, HIROKI;ASHI, YOSHIHIRO;FUJITA, HIROYUKI;WRIGHT, MICHAEL A. |
分类号 |
H04J3/08;H04J3/00;H04J3/04;H04J3/16;H04J3/22;H04L5/22;(IPC1-7):H04J3/22 |
主分类号 |
H04J3/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|