发明名称 INTEGRATED CIRCUIT AND PACKAGING METHOD
摘要 PROBLEM TO BE SOLVED: To reduce packed components to allow them to be micromachines by placing bonding pads at outside of a protective cover, electrically connecting them to devices in a semiconductor substrate, and providing cavities for hermetically sealing and holding the devices in the substrate with the cover. SOLUTION: A wafer 200 is covered usually with a silicon dioxide insulating layer 236. Contact pads 250 electrically, connected to air bridge conductors 242, are exposed through openings 248 of appropriate dielectric. The conductors 242 are formed in regions of air bridge cavities 241 in a substrate 202, connected to the pads 250, and supported by the layer 236. An Si cover wafer 260 has an Si layer 261 and insulation layer 262. Cavities 263, 264, 265 are formed by a mask and etching. The cavities 263, 265 correspond to top openings of 248 of the pads 250, and cavity 264 corresponds to the air bridge hollow 241.
申请公布号 JPH1098121(A) 申请公布日期 1998.04.14
申请号 JP19970226205 申请日期 1997.08.22
申请人 HARRIS CORP 发明人 SALATINO MATTHEW;YOUNG WILLIAM R;BEGLEY PATRICK
分类号 H01L23/02;B29C43/36;B81B3/00;B81B7/00;H01L23/04;H01L23/10;H01L27/146;H03H9/05;(IPC1-7):H01L23/02 主分类号 H01L23/02
代理机构 代理人
主权项
地址