发明名称 |
Accelerated booth multiplier using interleaved operand loading |
摘要 |
A multiplier which uses Booth recoding to multiply large word length operands. A first operand is fully loaded into a shift register. The loading of the second operand is then begun, with the recoding operation beginning after the loading of the minimum number of bits of the second operand required for the first stage of the recoding. The loading of the second operand continues while the previously loaded portions of the operand are recoded and the partial products based on those recoded portions are generated and accumulated.
|
申请公布号 |
US5724280(A) |
申请公布日期 |
1998.03.03 |
申请号 |
US19950521792 |
申请日期 |
1995.08.31 |
申请人 |
NATIONAL SEMICONDUCTOR CORPORATION |
发明人 |
DAVIS, TIMOTHY DON |
分类号 |
G06F7/52;(IPC1-7):G06F7/52 |
主分类号 |
G06F7/52 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|