发明名称 Dram mapping for a digital video decompression processor
摘要 A random access memory of a digital video decompression processor is mapped to enable the reconstruction of successive video frames of pixel data represented by a compressed video bitstream. A FIFO buffer is provided in the RAM for the compressed video bitstream. A first luminance anchor frame buffer and a first chrominance anchor frame buffer are provided for storing a full frame of luminance data and a full frame of chrominance data for a first anchor frame used to predict B-frames. A second luminance anchor frame buffer and second chrominance anchor frame buffer are provided for storing a full frame of luminance data and a full frame of chrominance data for a second anchor frame used to predict the B-frames. A first B-frame luminance buffer is provided in the RAM and sized to store less than 100% of the amount of luminance data in a first B-frame field. A second B-frame luminance buffer is provided in the RAM and sized to store at least 100% of the amount of luminance data in a second B-frame field. A B-frame chrominance buffer is provided in the RAM to store at least 100% of the amount of chrominance data in a B-frame. The anchor frames and B-frames are read from the RAM to enable the reconstruction of successive video frames. The memory mapping is particularly well suited for the decompression of PAL formatted video in an MPEG-2 decoder.
申请公布号 US5717461(A) 申请公布日期 1998.02.10
申请号 US19960678145 申请日期 1996.07.11
申请人 GENERAL INSTRUMENT CORPORATION OF DELAWARE 发明人 HOOGENBOOM, CHRIS
分类号 H04N7/32;G06T9/00;H04N7/26;H04N7/50;(IPC1-7):H04N7/18 主分类号 H04N7/32
代理机构 代理人
主权项
地址