A volatile memory cell

摘要

A semiconductor device (10) is described, incorporating electron traps Et at the interface (15) between a semiconductor substrate (13) and a gate dielectric layer (12) of an insulated gate field effect transistor, such device being capable of retaining charge in the electron traps for a certain time, allowing volatile memory circuits to be produced wherein each cell occupies only the area required for a single transistor.