发明名称 VERTICAL PHASE ADJUSTMENT CIRCUIT
摘要 PROBLEM TO BE SOLVED: To delay the vertical synchronizing signal of a signal whose vertical synchronizing signal interval differs for each field of a field double scan signal so that the signal is correctly scanned. SOLUTION: A vertical synchronizing signal VD of a field double scan signal inputted from an input terminal 15 is delayed by nearly a two-vertical period at monostable multivibrators 11-14 into a pseudo vertical synchronizing signal VD and it is outputted from an output terminal 16 and a vertical deflection voltage is generated based on the pseudo vertical synchronizing signal VD and the field double scanning signal is scanned. Thus, since the respective period of the long/short pseudo vertical synchronizing signal VD is matched with a period of the video image (pattern) of the field double scanning signal, the scanning lines of the video image of the signals whose interval of the vertical synchronizing signals is different from each field such as the field double scanning signal are not overlapped and correct scanning is conducted.
申请公布号 JPH1013703(A) 申请公布日期 1998.01.16
申请号 JP19960165746 申请日期 1996.06.26
申请人 TOSHIBA CORP 发明人 YOSHIDA AKIRA
分类号 H04N5/06;G09G5/00;G09G5/18;H04N3/16;(IPC1-7):H04N3/16 主分类号 H04N5/06
代理机构 代理人
主权项
地址