发明名称 |
Fault tolerant memory systems |
摘要 |
In a memory system comprising a plurality of memory units (10) each of which possesses unit-level error correction capabilities (20) and each of which are tied to a system level error correction function (30), memory reliability is enhanced by providing means for fixing the output of one of the memory units at a fixed value in response to the occurrence of an uncorrectable error in one of the memory units. This counter-intuitive approach to the generation of forced hard errors nonetheless enhances overall memory system reliability since it enables the employment of the complement/recomplement algorithm which depends upon the presence of reproducible errors for proper operation. Thus, chip level error correction systems, which are increasingly desirable at high packaging densities, are employed in a way which does not interfere with system level error correction methods. |
申请公布号 |
SG44390(A1) |
申请公布日期 |
1997.12.19 |
申请号 |
SG19960000087 |
申请日期 |
1990.02.02 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BLAKE ROBERT MARTIN;BOSSEN DOUGLAS CRAIG;CHEN CHIN-LONG;FIFIELD JOHN ATKINSON;KALTER HOWARD LEO;LO TIN-CHEE |
分类号 |
G06F12/16;G06F11/10;(IPC1-7):G06F11/00 |
主分类号 |
G06F12/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|