| 摘要 |
An apparatus for conversion between IEEE standard floating-point numbers and two's complement floating-point numbers provides a specialized circuit for high-speed two-way conversion between the IEEE standard floating-point format and the two's complement floating-point format. The apparatus eliminates problems that occur when the conversion is performed by a computer program. |
