摘要 |
The turn-on time of an output transistor is minimized to suppress the average value of the load current, and the load is electrically charged with an intermediate potential prior to outputting data to suppress the instantaneous value of the load current. The output circuit holds the load in an open state when a predetermined reset signal has a first logic level, and drives the load from a high-potential side power source or a low-potential side power source depending on the logic level of the output data when said predetermined reset signal changes to a second logic level, wherein the timing at which the reset signal changes from the first logic to the second logic is delayed at least until the logic level of the output data has settled. Furthermore, the load is driven at an intermediate potential between the high-potential side power source voltage, and the low-potential side power source voltage and is then driven on the high-potential side power source or the low-potential side power source depending on the logic level of the output data.
|