发明名称 DATA TRANSMISSION SYSTEM
摘要 PROBLEM TO BE SOLVED: To eliminate a jump of a count value due to deviation of a clock oscillation circuit by providing a reception node which controls a read of pieces of data according to clocked time data on a part corresponding to the clocked time of a 1st clock as to synchronized clocked time data. SOLUTION: When a crystal oscillator in a transmission-side node 10 oscillates at a frequency a little higher than that of a crystal oscillator in a reception-side node 20, the counting operation of an internal cycle time counter 53 is gradually delayed and the count value becomes smaller than the value of cycle start data X. Namely, delay is caused. The value of the counter 53 should be extracted at a point 326.00 of time, but extracted at a point 325.75 of time. At the point of time, the counter 53 is rewritten to 326.00, and counted up thereafter corresponding to the clock of the internal crystal oscillator. The value of a cycle time register 54 is one clock faster than the internal clock, but the advance is absorbed by the operation of a clock generating circuit 23. Further, an advance is also adjusted as well.
申请公布号 JPH09312669(A) 申请公布日期 1997.12.02
申请号 JP19960147808 申请日期 1996.05.20
申请人 YAMAHA CORP 发明人 FUJIMORI JUNICHI;INAGAKI YOSHIHIRO
分类号 G10H1/00;H04L7/00;H04L12/70;H04N21/43;H04N21/4363;H04N21/438 主分类号 G10H1/00
代理机构 代理人
主权项
地址