| 摘要 |
A layout technique that improves the bussing of power lines in multi-array memory circuits is disclosed. The present invention utilizes regions inside memory arrays that are otherwise unused by a given metal layer to bus the power to the circuitry between the arrays. The layout technique allows wide power buses to cross over memory arrays extending perpendicular to word lines along wide areas used for word line contacts.
|
