首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
CARRYING DEVICE
摘要
申请公布号
JPH09290990(A)
申请公布日期
1997.11.11
申请号
JP19960129089
申请日期
1996.04.25
申请人
TOYOTA MOTOR CORP;TAISEI KOGYO:KK;SHINMEI KOGYO KK
发明人
TSUKAMOTO DOKU;HIDAKA KATSUJI;TSUZUKI YASUHIRO;KOSAKA ZENJI
分类号
B66C1/08;(IPC1-7):B66C1/08
主分类号
B66C1/08
代理机构
代理人
主权项
地址
您可能感兴趣的专利
High-Voltage Normally-Off Field Effect Transistor With Channel Having Multiple Adjacent Sections
METHODS AND APPARATUS FOR FORMING HORIZONTAL GATE ALL AROUND DEVICE STRUCTURES
THIN FILM TRANSISTOR ARRAY SUBSTRATE, METHOD OF MANUFACTURING THE SAME, AND ORGANIC LIGHT-EMITTING DIODE (OLED) DISPLAY INCLUDING THE SAME
METHOD OF FABRICATING MULTI-WAFER IMAGE SENSOR
Transistor with Floating Gate electrode, Manufacturing Method Thereof, Application Method Thereof and Display Driving Circuit
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE PRODUCTION SYSTEM
BATCH CONTACTS FOR MULTIPLE ELECTRICALLY CONDUCTIVE LAYERS
THREE-DIMENSIONAL MEMORY STRUCTURE HAVING SELF-ALIGNED DRAIN REGIONS AND METHODS OF MAKING THEREOF
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
INTEGRATED CIRCUIT WITH MATCHING THRESHOLD VOLTAGES AND METHOD FOR MAKING SAME
METHOD AND SYSTEM FOR TEMPLATE ASSISTED WAFER BONDING USING PEDESTALS
TOP-SIDE INTERCONNECTION SUBSTRATE FOR DIE-TO-DIE INTERCONNECTION
METHOD OF FORMING A CHIP ASSEMBLY AND CHIP ASSEMBLY
PLANARITY-TOLERANT REWORKABLE INTERCONNECT WITH INTEGRATED TESTING
BOND PAD STRUCTURE FOR LOW TEMPERATURE FLIP CHIP BONDING
LOW CAPACITANCE INTERCONNECT STRUCTURES AND ASSOCIATED SYSTEMS AND METHODS
POWER SEMICONDUCTOR MODULE AND METHOD FOR MANUFACTURING THE SAME
ELECTRONIC DEVICE WITH FIRST AND SECOND CONTACT PADS AND RELATED METHODS
SEMICONDUCTOR DEVICE INCLUDING GATE CHANNEL HAVING ADJUSTED THRESHOLD VOLTAGE
Method and Structure for FinFET Isolation
