Level conversion circuit for combined CMOS and ECL circuit

摘要

In a known signal level conversion circuit the delay time increases superproportionally when a protective circuit is inserted into the input terminals. The delay produced by the protective circuit can be reduced by configuring the connection in a special manner.