| 摘要 |
Disclosed herein is a semiconductor memory device having a memory cell array, a write/read circuit which writes during a test mode a plurality of identical data to the memory cell array in response to input addresses and reads the plurality of data from the memory cell array in response to the same addresses, a comparison data register which stores data identical to the plurality of data written to the memory cell array during the test mode, a decision circuit which compares the plurality of data read from memory cell array and the data stored in the comparison data register to decide whether the data compared coincide, and outputs a decision signal, and a decision result register which is reset immediately after the start of the test mode and is set to a set level in response to a decision signal of noncoincidence level and remains set state until it is reset again. |
