发明名称 HANDOTAISOCHOPATSUKEEJINORIIDOHAISEN
摘要 <p>PURPOSE:To restrain a semiconductor device from fluctuating in power supply potential when a large number of bits are switched at a time. CONSTITUTION:Leads 3c and 3e serving as power supply lines out of leads 3a-3g of a package which houses an IC chip 1 are laid adjacent to a lead 3d which serves as a grounding line sandwiching it between them, a distance A between the leads 3c, 3d, and 3e is set smaller than a distance B between the other signal lines 3a, 3b, 3f, and 3g. By this setup, a large parasitic capacity is formed between the leads 3c and 3d and the leads 3d and 3e, the capacity concerned restrains a power supply voltage front fluctuating, and in result a power supply voltage is lessened in fluctuation amplitude.</p>
申请公布号 JP2654291(B2) 申请公布日期 1997.09.17
申请号 JP19910335083 申请日期 1991.12.18
申请人 KAWASAKI SEITETSU KK 发明人 MATSUKUMA MOICHI;SADAHIRA NAOYUKI
分类号 H01L23/50;(IPC1-7):H01L23/50 主分类号 H01L23/50
代理机构 代理人
主权项
地址