发明名称 Schnittstellenschaltung zur Datenübertragung
摘要 An interface circuit capable of performing an exact data transfer between two devices operated by asynchronous two clocks of the same frequency even when the clock contains a jitter, including three-stage latches coupled by a cascade connection and a control circuit to output a one-shot pulse when one external clock and one internal clock are input. The first latch latches input data by the external clock, the second latch latches the data output from the first latch by the pulse of the control circuit, and the third latch latches the data output from the second latch by the internal clock and outputs the data. The input data are output from the third latch in the input order without a continuous or repeated output of the same data or an omission or deletion of the output data. <IMAGE>
申请公布号 DE69216338(T2) 申请公布日期 1997.06.26
申请号 DE1992616338T 申请日期 1992.08.19
申请人 NEC CORP., TOKIO/TOKYO, JP 发明人 MATSUMOTO, YOSHIMI, C/O NEC IC MICROCOMP.SYST.LTD., KAWASAKI-SHI, KANAGAWA, JP
分类号 G06F13/38;H04L7/00;H04L7/02;H04L13/08;(IPC1-7):H04L7/00;H04J3/06 主分类号 G06F13/38
代理机构 代理人
主权项
地址