OVERERASE CORRECTION FOR FLASH MEMORY WHICH LIMITS OVERERASE AND PREVENTS ERASE VERIFY ERRORS

摘要

An integrated circuit including an array of flash EEPROM memory cells wherein overerase correction is provided after application of each erase pulse.