发明名称 MOUNTING STRUCTURE OF CLOCK EXTRACTING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide mounting structure of a clock extracting circuit wherein the clock frequency can be changed only by changing a bandpass filter on the same circuit board, it is unnecessary to mount delay elements, manhour for mounting the delay elements is saved at a low cost, and the deterioration of a signal can be prevented. SOLUTION: A clock extracting circuit operates as follows; the half period of clock frequency from which either the positive inversion signal or the negatve inversion signal of a data signal is obtained as an object is made to delay, objective frequency component is taken out from the exclusive logic sum of the positive inversion signal and the negative inversion signal, and a clock is extracted. In a circuit board mounting the clock extracting circuit, a plurality of delay lines 9, 10 different in length are perviously formed in parallel on a circuit board 1, and delay for obtaining objective clock frequency is performed by selecting the delay lines 9, 10 with bonding wires 13.
申请公布号 JPH0936302(A) 申请公布日期 1997.02.07
申请号 JP19950181587 申请日期 1995.07.18
申请人 OKI ELECTRIC IND CO LTD 发明人 KANEYAMA FUMIYASU
分类号 G06F1/08;H01L25/04;H01L25/18;H04L7/02 主分类号 G06F1/08
代理机构 代理人
主权项
地址