发明名称 Viterbi decoder for error control of digital data transmission in digital cellular networks
摘要 The Viterbi decoder includes a branch metric processing unit (52) for calculating the amount of branching of signals from an input terminal. The ACS (add, compare, select) processor unit (53) receives state values from previous points in time as well as the branch metric values and computes path information. A state value storage device (56) stores values output from a normalisation unit. The decoder further includes a maximum branching value detection device (56), a maximum branching value storage device and a follow-up control device (58). A path storage device (59) stores the path information from the AVA processor unit.
申请公布号 DE19626076(A1) 申请公布日期 1997.01.02
申请号 DE19961026076 申请日期 1996.06.28
申请人 HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., ICHON, KYOUNGKI, KR 发明人 OH, DAE-IL, ANYANG, KR
分类号 H03M13/23;H03M13/33;H03M13/41;H04L7/00;(IPC1-7):H03M13/12 主分类号 H03M13/23
代理机构 代理人
主权项
地址