发明名称 |
Redundancy circuit for repairing defective bits in semiconductor memory device |
摘要 |
A semiconductor memory device includes a plurality of memory blocks, i main row or column select lines extending over the plurality of memory blocks, and a decoder for selecting one of the main row or column select lines in accordance with an applied address signal. The decoder includes i outputs. Each of the memory blocks includes a plurality of memory cells arranged in rows and columns and at least (i+1) sub row or column select lines each for selecting one row or one column of memory cells. A shift redundancy circuit is provided for each of the memory blocks, for connecting the main row or column select line and the sub row or column select line. The shift redundancy circuit includes a switch circuit for connecting one main row or column select line to one of the plurality of adjacent sub row or column select lines, and a circuit for setting a connection path of the switch circuit. The shift redundancy circuit connects successively adjacent sub row or column select lines to main row or column select lines in one to one correspondence except a defective sub row or column select line associated with a defective bit. |
申请公布号 |
US5574729(A) |
申请公布日期 |
1996.11.12 |
申请号 |
US19940338817 |
申请日期 |
1994.11.10 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
KINOSHITA, MITSUYA;MORI, SHIGERU;MOROOKA, YOSHIKAZU;MIYAMOTO, HIROSHI;KIKUDA, SHIGERU;SUWA, MAKOTO |
分类号 |
G11C11/401;G11C29/00;G11C29/04;(IPC1-7):G06F11/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|