发明名称 Integrierte Halbleiterschaltung mit Funktion zum Testen der Fehlererkennungs- und -korrekturschaltung nach der Verpackung ins Gehäuse
摘要 In a semiconductor integrated circuit including therein an electrically writable non-volatile semiconductor memory (10) and an error detection and correction circuit (3) for detecting and correcting an error of data read out from the semiconductor memory, there is provided an output selection register (6) set with a register setting signal (RS) so as to output a selection signal (R) having the level of the stored content of the output selection register itself. A selection signal switching circuit (7) receives the selection signal (R) from the output selection register (6) and another selection signal (S) from an output selection memory cell section (4) of the non-volatile semiconductor memory (10). The selection signal switching circuit (7) selects one of the received selection signals in accordance with a test signal (TS) and outputs the selected selection signal (DS) to a data selection circuit (5). With this arrangement, even after the semiconductor integrated circuit is assembled in a package or a system both of which do not allow to erase the content of the memory, it is possible to verify the operation of the error detection and correction circuit (3). <IMAGE>
申请公布号 DE69214190(D1) 申请公布日期 1996.11.07
申请号 DE1992614190 申请日期 1992.04.15
申请人 NEC CORP., TOKIO/TOKYO, JP 发明人 INOUE, MAKOTO, C/O NEC IC MICROCOMP. SYSTEM, LTD., KAWASAKI-SHI, KANAGAWA, JP
分类号 G11C29/00;G06F11/10;G06F11/267;G11C29/42;(IPC1-7):G06F11/26 主分类号 G11C29/00
代理机构 代理人
主权项
地址