发明名称 |
OPTIMIZATION CIRCUITRY AND CONTROL FOR A SYNCHRONOUS MEMORY DEVICE WITH PROGRAMMABLE LATENCY PERIOD |
摘要 |
A method and apparatus for optimizing the speed path of a memory access operation in a synchronous depending upon the present latency period for the synchronous DRAM. The improved memory device compensates the time between row address latching and column address latching tRCD by delaying the presentment of the column address to compensate tRCD from the time available for column address latching to valid data-out (tAA) when tRCD is the critical parameter. Optimization circuitry reduces the amount of time available for tAA and "shifts" it to the more critical parameter tRCD, enabling the optimization or reduction of the time allocated for tRCD by compensating tRCD with the extra time available for tAA. Thus, the memory access optimization circuitry enables an optmization or reduction in the total memory access time by compensating the optimized tRCD with the extra time available for tAA. |
申请公布号 |
WO9629637(A2) |
申请公布日期 |
1996.09.26 |
申请号 |
WO1996US03379 |
申请日期 |
1996.03.12 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
ZAGAR, PAUL, STEPHEN;SCHAEGER, SCOTT |
分类号 |
G11C11/413;G06F;G06F12/00;G11C8/00;G11C11/407;G11C11/408;G11C13/00 |
主分类号 |
G11C11/413 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|