发明名称 |
Memory element of the master-slave type implemented in CMOS-technology |
摘要 |
<p>The element includes a master section which is formed from two-stage logic with p-channel and n-channel supply voltages. The first stage provides a logic output dependent on the clock signal (CK) and AND logic (A) as a logic variable (B). A simple NAND port converts the logic to a variable (A). The variable is used in a slave section to set the slave logic to the master logic. This is carried out by a two-stage section, the first stage takes the true output (Q) and the input logic (A) to provide a logic state (NQ). The second stage is a NAND gate which provides the true logic state (Q).</p> |
申请公布号 |
EP0734122(A1) |
申请公布日期 |
1996.09.25 |
申请号 |
EP19960400579 |
申请日期 |
1996.03.20 |
申请人 |
C.S.E.M. CENTRE SUISSE D'ELECTRONIQUE ET DE MICROTECHNIQUE SA |
发明人 |
PIGUET, CHRISTIAN;MASGONTY, JEAN-MARC |
分类号 |
H03K3/037;H03K3/356;H03K3/3562;(IPC1-7):H03K3/356 |
主分类号 |
H03K3/037 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|