发明名称 Four-quadrant multiplier
摘要 A four-quadrant multiplier using BiCMOS circuits can be applied in high-frequency analog circuits. The four-quadrant multiplier includes two transform circuits to generate two intermediate signals proportional to the first and second input signals, respectively; four square circuits to provide a squaring relationship between current and voltage in the four square circuits; and two resistors serving as a load for the currents of the four square means and for outputting the resultant voltage to an output port.
申请公布号 US5557228(A) 申请公布日期 1996.09.17
申请号 US19950506914 申请日期 1995.07.26
申请人 NATIONAL SCIENCE COUNCIL 发明人 LIU, SHEN-IUAN
分类号 G06G7/164;H03B19/14;H03C1/54;(IPC1-7):H03B19/00 主分类号 G06G7/164
代理机构 代理人
主权项
地址