发明名称 Clock signal regeneration method and apparatus
摘要 A clock signal regeneration method and apparatus by which the phase of a regenerated clock signal can be controlled with a step smaller than the width of one clock of a controlling clock signal to improve the accuracy in rate of the regenerated clock signal is disclosed. The apparatus comprises a timing extraction circuit for extracting, from the received data, a timing signal corresponding to a rate of the received data, a phase comparator for comparing the phases of the timing signal and a regenerated clock signal to produce a phase difference signal, an integrator for repetitively adding the phase difference signal at each clock of the regenerated clock signal in a cycle of a controlling clock signal whose frequency is higher than that of the timing signal to produce a phase difference integrated value for each of such adding operation, a sine wave regenerating ROM for converting the phase difference integrated value into amplitude information by which an amplitude of a sine waveform is represented in a digital value, a D/A converter for converting the amplitude information into an analog signal, and a comparator for comparing the analog signal with a reference voltage to produce a new regenerated clock signal.
申请公布号 US5546032(A) 申请公布日期 1996.08.13
申请号 US19940361568 申请日期 1994.12.22
申请人 NEC CORPORATION 发明人 YATAGAI, TETSUYA
分类号 H03L7/06;H03L7/099;H04L7/033;(IPC1-7):H03L7/00;H03K5/153 主分类号 H03L7/06
代理机构 代理人
主权项
地址