发明名称 |
Parallel phase-locked loop oscillator circuits with average frequency calculation of input stage loop |
摘要 |
A phase-locked oscillator circuit with a broad pull-in frequency range generates a stable output signal synchronized to the phase of an input signal. An input-stage phase-locking circuit wherein the phase of a first frequency-converted output signal from a 1st frequency-conversion section is compared by a 1st phase-comparison circuit with the phase of the input signal and the phase of the 1st frequency-converted output signal is controlled. A processing section determines the frequency component of the input signal based on the phase-comparison output signal from the 1st phase-comparison circuit. An output-stage phase-locking circuit compares the phase of a 2nd frequency-conversion section with the phase of the input signal in a 2nd phase-comparison circuit. The phase of the 2nd frequency-conversion section is controlled based on the resulting phase-comparison output signal and the phase comparison output signal from the 1st phase-comparison circuit. Thus, the phase of the 2nd frequency-converted output signal is controlled.
|
申请公布号 |
US5534822(A) |
申请公布日期 |
1996.07.09 |
申请号 |
US19940189462 |
申请日期 |
1994.01.31 |
申请人 |
FUJITSU LIMITED |
发明人 |
TANIGUCHI, ATSUKI;YAMAMOTO, CHIYOKO |
分类号 |
H03L7/22;H03L7/07;H03L7/087;H03L7/099;H03L7/113;H03L7/14;H03L7/197;(IPC1-7):H03L7/087 |
主分类号 |
H03L7/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|