发明名称 A*D CONVERTING SYSTEM
摘要 PURPOSE:To preform digital logic operation in the case of digitally converting the analog values of elements having non-linearity even when measuring range is wide and make correction so as to obtain true value by beforehand storing the constants necessary for the values to be measured to a constant memory part.
申请公布号 JPS53116172(A) 申请公布日期 1978.10.11
申请号 JP19770029867 申请日期 1977.03.18
申请人 CASIO COMPUTER CO LTD 发明人 KAWAI MASARU;OGATA YOSHIO
分类号 H03M1/10;G01D3/02;G01D5/249;G01K7/24;G08C13/00 主分类号 H03M1/10
代理机构 代理人
主权项
地址