发明名称 Semiconductor chip package with enhanced thermal conductivity
摘要 A semiconductor chip package and method of making same wherein the package comprises a ceramic substrate having two layers of thermally and electrically conductive material (e.g., copper) on opposing surfaces thereof, these layers thermally and electrically coupled by metal material located within holes provided in the ceramic. A semiconductor chip is mounted on one of these layers and the contact sites thereof electrically coupled to spaced circuitry which, in a preferred embodiment, is formed simultaneously with both thermally conductive layers. Coupling of the circuitry to an external substrate (e.g., printed circuit board) is preferably accomplished using metallic spring clips. These clips are preferably soldered in position. A preferred metal for being positioned within the hole(s) is solder, one example being 10:90 tin:lead solder. The package as produced herein may further include two quantities of a protective encapsulant material located substantially on the upper portions thereof to protect the chip and circuitry. The preferred means for coupling the chip to the circuitry is to use a wire bonding operation. <IMAGE>
申请公布号 EP0712157(A2) 申请公布日期 1996.05.15
申请号 EP19950115903 申请日期 1995.10.09
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 WILSON, JAMES WARREN
分类号 H01L23/12;H01L23/31;H01L23/36;H01L23/367;H01L23/373;H05K1/02;H05K3/28;H05K3/42 主分类号 H01L23/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利