首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
POWER SUPPLY CORD REEL
摘要
申请公布号
JPH08113431(A)
申请公布日期
1996.05.07
申请号
JP19940253638
申请日期
1994.10.19
申请人
MORIKUNI KAZUNOBU
发明人
MORIKUNI KAZUNOBU
分类号
B65H75/40;(IPC1-7):B65H75/40
主分类号
B65H75/40
代理机构
代理人
主权项
地址
您可能感兴趣的专利
SYSTEMS AND METHODS TO OFFLOAD HARDWARE SUPPORT USING A HYPERVISOR SUBPARTITION
Method, device and computer program for the automatic installation or uninstallation of software modules on equipment on board an aircraft
ENTERPRISE DEVICE UNENROLLMENT
METHODS, SYSTEMS AND COMPUTER-READABLE MEDIA FOR CODE PROFILING AND MIGRATION EFFORT ESTIMATION
MIGRATION ASSISTANCE USING COMPILER METADATA
TESTING A SOFTWARE INTERFACE FOR A STREAMING HARDWARE DEVICE
NATIVE CODE PROFILER FRAMEWORK
METHOD AND SYSTEM THAT FILTERS BYTE-CODE INSTRUMENTATION AT THE INSTRUMENTATION LEVEL
EMBEDDING AND EXECUTING TRACE FUNCTIONS IN CODE TO GATHER TRACE DATA
SYSTEM FOR GENERATING READABLE AND MEANINGFUL DESCRIPTIONS OF STREAM PROCESSING SOURCE CODE
COMPUTERIZED SYSTEM AND METHOD FOR EXTRACTING BUSINESS RULES FROM SOURCE CODE
Node Grouped Data Marshalling
SYSTEMS AND METHODS FOR CREATING OR UPDATING AN APPLICATION USING A PRE-EXISTING APPLICATION
Automated Latency Management And Cross-Communication Exchange Conversion
METHOD OF SEARCHING DATA ASSOCIATED WITH NODES OF A GRAPHICAL PROGRAM
AUTOMATIC CLOCK TREE SYNTHESIS EXCEPTIONS GENERATION
MESH PLANES WITH ALTERNATING SPACES FOR MULTI-LAYERED CERAMIC PACKAGES
LAYOUT BOUNDARY METHOD
SYSTEMS AND METHODS FOR TUNING TECHNOLOGY FILES
Methods for Layout Verification for Polysilicon Cell Edge Structures in FinFET Standard Cells using Filters