发明名称 ATM TRANSMITTER
摘要 PURPOSE:To reduce the mount area by using a memory in common for incoming and outgoing signals. CONSTITUTION:An incoming direction ATM layer processing circuit 1 applies ATM layer processing to an incoming cell stream. An outgoing direction ATM layer processing circuit 2 applies ATM layer processing to an outgoing cell stream. A phase adjustment circuit 6 generates an outgoing SYNC signal whose phase is fixed based on an incoming SYNC signal and gives it to the outgoing direction ATM layer processing circuit 2. The outgoing cell stream is fed to the outgoing direction ATM layer processing circuit 2 synchronously with the generated synchronizing signal. A time division control circuit 7 applies time division control to the memory access when the incoming direction ATM layer processing circuit 1 and the outgoing direction ATM layer processing circuit 2 access a memory 5.
申请公布号 JPH0823337(A) 申请公布日期 1996.01.23
申请号 JP19940177441 申请日期 1994.07.06
申请人 OKI ELECTRIC IND CO LTD 发明人 SUGIMOTO SHIGERU
分类号 H04Q3/00;H04L12/28;(IPC1-7):H04L12/28 主分类号 H04Q3/00
代理机构 代理人
主权项
地址