发明名称 Method of fabrication of protected programmable transistor with reduced parasitic capacitances
摘要 A programmable transistor includes impurity regions to reduce punch-through and soft-write phenomena. In order to provide a fast operation, the impurity regions are arranged with regard to one another so that parasitic capacitances at junctions of impurity regions of mutually opposite conductivity type are minimized. For these purposes, the transistor comprises a charge storage region over a channel region in a main semiconductor zone of a first conductivity type located between a source and a drain of a second conductivity type opposite to the first. A first impurity zone of the first conductivity type, substantially laterally contiguous with the drain, extends into the channel region and is more heavily doped than the main zone. The drain includes a heavily doped third impurity region and a lightly doped second impurity region that lies at least mainly between the third region and the zones.
申请公布号 US5486480(A) 申请公布日期 1996.01.23
申请号 US19940330645 申请日期 1994.10.28
申请人 NORTH AMERICAN PHILIPS CORPORATION 发明人 CHEN, TEH-YI J.
分类号 H01L21/8247;H01L21/336;H01L29/10;H01L29/78;H01L29/788;H01L29/792;(IPC1-7):H01L21/824 主分类号 H01L21/8247
代理机构 代理人
主权项
地址