Programmable logic module and architecture for field programmable gate array device.

摘要

A user-programmable gate array architecture includes an array of logic function modules (12) which may comprise one or more combinatorial and/or sequential logic circuits. An interconnect architecture comprising a plurality of horizontal and vertical general interconnect channels (14-1 to 14-4;18-1 to 18-4), each including a plurality of interconnect conductors some of which may be segmented, is imposed on the array. Individual ones of the interconnect conductors are connectable to each other and to the inputs and outputs of the logic function modules by user-programmable interconnect elements (24). A local interconnect architecture comprising local interconnect channels (22-1 to 22-6) is also imposed on the array. Each local interconnect channel includes a plurality of local interconnect conductors and runs between pairs of adjacent ones of the logic function modules. <IMAGE>