发明名称 |
Interface circuit for controlling data transfers |
摘要 |
An interface circuit for a peripheral device is disclosed that can accurately cope with any host with the same hardware whether the host is in the pre-read mode or the post-read mode and can send an interrupt request to the host practically without a waiting time if the host is in the post-read mode. The interface circuit generates an interrupt request (IRQ) to a host in response to a data request (DRQ) from a peripheral device (HDD) and drops the interrupt request if the status of the peripheral device is read by the host; it detects that the host operates in a post-read mode, and responds to the post-read mode detect signal and the status reading by the host in order to enable the regeneration of the interrupt request to the host.
|
申请公布号 |
US5457787(A) |
申请公布日期 |
1995.10.10 |
申请号 |
US19930130951 |
申请日期 |
1993.10.04 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
ASANO, HIDEO;MURAKAMI, MASAYUKI |
分类号 |
G06F3/06;G06F13/10;G06F13/12;G06F13/38;(IPC1-7):G06F13/14 |
主分类号 |
G06F3/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|