发明名称 HALF TONE DISPLAY CIRCUIT FOR DISPLAY DEVICE
摘要 PURPOSE:To provide a small-scale circuit compensating the pseudo half tone display for the deficient gradations against a device having the luminance gradations of two bits or above when the number of bits of a display device is less than the number of bits of the input signal. CONSTITUTION:The pseudo half tone process is applied to a lower bit of the input signal to obtain the pseudo half tone output of one bit, this output is added to the higher bit of the input signal, and the deficient gradation is generated between a gradation and the upper gradation by one as the pseudo half tone. When it is added to a display device, the pseudo half tone process corresponds to a display device having gradations of two bits or above. The deficient gradation between the gradations of the display device is compensated, and a smooth screen is obtained. Since only an adding circuit 51 is added, the circuit structure is simple.
申请公布号 JPH07219493(A) 申请公布日期 1995.08.18
申请号 JP19940028914 申请日期 1994.02.01
申请人 FUJITSU GENERAL LTD 发明人 NAKAJIMA MASAMICHI;KOBAYASHI MASAYUKI;KOSAKAI ASAO;ONODERA JUNICHI;DENDA ISATO
分类号 G09G3/20;G06T5/00;G09G3/28;G09G3/288;G09G3/298;G09G5/00 主分类号 G09G3/20
代理机构 代理人
主权项
地址