APPARATUS FOR SYNCHRONIZING DIGITAL BIT

摘要

The digital bit synchronization device stably restores the bit synchronized clock pulse and data to binary data inputted if the jitter of the binary data and source clock pulse is inputted using the source clock pulse having N times frequency for the input binary data bit speed, satisfying the arranged standard. It provides the performance approving the jitter which is stably executed in transmitting the data at high speed.