发明名称 |
Semiconductor memory device having a controlled auxiliary decoder |
摘要 |
A semiconductor memory device has a primary memory cell array, a primary decoder having a first circuit producing an intermediate signal from an address signal and a second circuit producing a first cell selection signal from the intermediate signal for selectively driving a word line and a bit line, an auxiliary memory cell array having a plurality of memory cells, each being used for a defective memory cell found in the primary memory cell array, an auxiliary decoder connected to the primary decoder to receive the intermediate signal, a non-volatile memory for storing first information indicating that the primary memory cell array contains a defective memory cell from which a cell defect signal is produced and for storing second information indicating an address of the defective memory cell from which a defective cell address signal is produced, and a control circuit responsive to the cell defect signal and the defective cell address signal for producing a first control signal to be supplied to the second circuit and a second control signal to be supplied to the auxiliary decoder. The primary decoder is prohibited by the first control signal from accessing a defective memory cell having an address represented by the defective cell address signal. The auxiliary decoder produces a second cell selection signal from the intermediate signal under control of the second control signal and of the cell defect signal for selectively accessing a memory cell in the auxiliary memory cell array.
|
申请公布号 |
US5402377(A) |
申请公布日期 |
1995.03.28 |
申请号 |
US19940243908 |
申请日期 |
1994.05.17 |
申请人 |
HITACHI, LTD.;HITACHI DEVICE ENGINEERING CO., LTD. |
发明人 |
OHHATA, KENICHI;NAMBU, HIROAKI;KANETANI, KAZUO;IDEI, YOUJI;KUSUNOKI, TAKESHI;MASUDA, TORU |
分类号 |
G11C29/00;G11C29/04;(IPC1-7):G11C8/00 |
主分类号 |
G11C29/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|