发明名称 SYSTEM FOR SYNTHESIZING FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATIONS FROM HIGH LEVEL CIRCUIT DESCRIPTIONS
摘要 44 A SYSTEM FOR SYNTHESIZING FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATIONS FROM HIGH LEVEL CIRCUIT DESCRIPTIONS : A system is disclosed for synthesizing field programmable gate array (FPGA) implementations from high level circuit descriptions. A designer may describe circuits using a textual language or a graphics tool. The system will compile such circuit descriptions into technology mapped descriptions for use with FPGA's. The system will support both random logic circuits and data path circuits. The system uses advanced optimization techniques to produce efficient FPGA implementations. Thus, the system produces high quality results while providing users with a high level of abstraction in design, and thus frees the user from architectural details of the target FPGA.
申请公布号 CA2126265(A1) 申请公布日期 1995.03.28
申请号 CA19942126265 申请日期 1994.06.20
申请人 AMERICAN TELEPHONE AND TELEGRAPH COMPANY 发明人 CANTONE, MICHAEL R.;WOO, NAM-SUNG
分类号 G06F17/50;(IPC1-7):G06F15/60 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利