发明名称 Coherent integrator
摘要 A method and circuit for performing coherent integration on a signal output from a conventional signal processing circuit's detector/averager is presented. The post-processing coherent integrator is designed to be inserted in a conventional signal processing circuit between the detector/averager circuit and the threshold detector circuit. A digital form of the post processing coherent integrator comprises a sample-and-hold circuit to receive a signal output from the detector averager of the conventional signal processing circuit, an analog-to-digital converter, a delay and multiplier circuit, a memory circuit for storing weighting constants, a summer circuit, and an output to a conventional signal processing system's threshold detector and display. The delay and multiplier circuit operates on N samples of the input signal and causes each sample to be delayed sequentially over a delay ranging from a lower limit of 0 delay up to an upper limit of (N-1)T delay where T is a preselected interval of time and each delay is some different integral multiple of T. Following the delay of each sample, each sample is then multiplied by a predetermined weighting constant. The set of delayed and weighted sample signals are then summed to form a coherent output signal containing information from each delayed and weighted signal sample. This output signal is then fed to the conventional signal processing system's threshold detector and display. An alternative to this integrator incorporates means for real time adaptive setting of the weighting constants. An analog form of the post-processing coherent integrator comprises N-delay lines which function as the delay portion of the above delay and multiplier circuit. In addition, following each delay line is a variable resistor which is preset at a predetermined value to attenuate the signal from the delay lines thereby performing effectively the weighting process on these signals. Following this, all the signals are summed and amplified to again provide an output signal containing information from each delayed and weighted signal sample.
申请公布号 US5390154(A) 申请公布日期 1995.02.14
申请号 US19830510976 申请日期 1983.07.14
申请人 THE UNITED STATES OF AMERICA AS REPRESENTED BY THE SECRETARY OF THE NAVY 发明人 DILORETO, ALDO G.
分类号 G01S7/527;(IPC1-7):G01S15/00 主分类号 G01S7/527
代理机构 代理人
主权项
地址