发明名称 Programmable difference flag logic
摘要 Difference flag logic suitable for use in a FIFO memory is modified to quickly generate FIFO flag status through the use of programmable, resettable counters which eliminate the need for subtractor circuitry. A comparator is used to compare a value from a read counter with a value from a write counter. The subtractor function is replaced by offsetting the read count from the write count by a value equal to the desired FIFO flag value. Offset of the read count from the write count is accomplished by utilizing counters which provide programmable resettability. Use of programmable, resettable counters allows FIFO flag values to be chosen and implemented very easily. For instance, it is possible for a user to change from an almost full FIFO flag to a half full FIFO flag without changing any hardware at all. The counters are simply programmed and reset accordingly.
申请公布号 US5381126(A) 申请公布日期 1995.01.10
申请号 US19920923855 申请日期 1992.07.31
申请人 SGS-THOMPSON MICROELECTRONICS, INC. 发明人 MCCLURE, DAVID C.
分类号 G06F5/06;(IPC1-7):G05B1/00 主分类号 G06F5/06
代理机构 代理人
主权项
地址