发明名称 |
Process for manufacturing MOS transistors having planar source and drain regions, short channel length and a self-aligned contact level comprising a metallic silicide. |
摘要 |
The invention relates to a method for producing MOS transistors with flat source/drain zones, short channel lengths, and a self aligned contacting plane comprised of a metal silicide. In this method, the source/drain zones in the semiconductor substrate are produced by out-diffusion of the contacting plane consisting of a doped metal silicide and deposited directly on the substrate. The method serves to produce NMOS, PMOS, and in particular CMOS circuits in VLSI technology and permits a very high packing density and an independent additional wiring plane of very low resistance. |
申请公布号 |
EP0118709(B1) |
申请公布日期 |
1994.12.28 |
申请号 |
EP19840100928 |
申请日期 |
1984.01.30 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
SCHWABE, ULRICH, DR. PHIL.;NEPPL, FRANZ, DR. RER. NAT.;BUERKER, ULF, DR. RER. NAT.;CHRISTOPH, WERNER, DR. RER. NAT. |
分类号 |
H01L29/78;H01L21/225;H01L21/28;H01L21/285;H01L21/768;H01L21/8238;H01L23/485;(IPC1-7):H01L29/78 |
主分类号 |
H01L29/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|