摘要 |
Disclosed is an integrated semiconductor circuit device which has a plurality of cell arrays formed in parallel on a surface region of the substrate, and a three-layer wire formed on the substrate and between each cell array. The direction of a wire track of a second layer wire is originally determined in a direction parallel to the cell arrays, and the direction of wire tracks of first and third layer wires is originally determined in a direction orthogonal to the originally determined direction of the wire track of the second layer wire. The first layer wire and the third layer wire are formed on the same wire track. Part of the third layer wire is formed on a wire track orthogonal to the originally determined direction of the wire track of the third layer, and the third layer wire and the second layer wire are connected to each other on the wire track which is orthogonal to the originally determined direction of the wire track of the third layer wire. |