发明名称 Serial architecture for memory module control
摘要 An expandable memory system including a central memory controller and one or more plug-in memory modules, each memory module having an on-board memory module controller coupled in a serial network architecture which forms a memory command link Each memory module controller is serially linked to the central memory controller. The memory system is automatically configured by the central controller, each memory module in the system is assigned a base address, in turn, to define a contiguous memory space without user intervention or the requirement to physically reset switches. The memory system includes the capability to disable and bypass bad memory modules and reassign memory addresses without leaving useable memory unallocated.
申请公布号 US5357621(A) 申请公布日期 1994.10.18
申请号 US19930135361 申请日期 1993.10.12
申请人 HEWLETT-PACKARD COMPANY 发明人 COX, DARRELL L.
分类号 G06F12/06;G11C29/00;(IPC1-7):G06F12/06;G06F13/00 主分类号 G06F12/06
代理机构 代理人
主权项
地址