PROGRAMMABLE LOGIC DEVICE HAVING SECURITY ELEMENTS LOCATED AMONGST CONFIGURATION BIT LOCATIONS TO PREVENT UNAUTHORIZED READING

摘要

More than one security bit (S1, S2, S3, S4) is used in a block of a PLD chip (10). The internal configuration and other information is left unprotected when all the security bits are in the erased state, and is protected by programming one or all the security bits. The security bits are located physically in proximity to the areas containing configuration and any other user-defined data (C1, C2), both so they are difficult to discover and so that the erasure of all security bits in an EPROM-based PLD would cause a large number of adjacent user-defined bits to be erased as well, hence making it very difficult to extract useful information from a protected device by reverse engineering. Situating security bits in a different, pseudorandom location within each block of the chip makes them difficult to find and so further inhibits reverse engineering.