发明名称 Hardware modeling system and method of use
摘要 An improved hardware modeling system that is preferably embodied as a stand-alone system for networked connection to one or a variety of host computers that are used to design digital electronics systems, the hardware modeling system having a network interface for communicating between the hardware modeling system and the host computer, a central processing unit for controlling operation of the hardware modeling system, a central timing unit for generating timing signals for use in the operation of the hardware modeling system including the generation of precision clocks, data formatting strobes and sample strobes, an internal pattern bus for transmission of read/write requests from the central processing unit in one operational mode and pattern sequences for stimulation of the hardware modeling element in a second operational mode, a pattern controller for controlling presentation and delivery of the pattern sequences to the pattern bus, a pattern memory connected to the pattern controller for storing stimulus pattern sequences, pin electronics circuitry which is used for driving the pattern sequences on the pattern bus to the hardware modeling element and then sensing the five state values of the hardware modeling element pins, and an adapter that is used for fixturing the hardware modeling element to the pin electronics circuitry with the adapter supporting live insertion into a powered hardware modeling system.
申请公布号 US5353243(A) 申请公布日期 1994.10.04
申请号 US19920939393 申请日期 1992.08.31
申请人 SYNOPSYS INC. 发明人 READ, ANDREW J.;PAPAMARCOS, MARK S.;HEIDEMAN, WAYNE P.;MARDJUKI, ROBERT K.;COUCH, ROBERT K.;JAEGER, PETER R.;KAPPAUF, WILLIAM F.;WIDDOES, JR., LAWRENCE C.;SCHEFFER, LOUIS K.
分类号 G01R31/319;G06F17/50;(IPC1-7):G06F15/20 主分类号 G01R31/319
代理机构 代理人
主权项
地址