发明名称 PATTERN FORMING METHOD OF SEMICONDUCTOR DEVICE OF POLYSILICON MULTILAYER STRUCTURE
摘要 PURPOSE:To form a memory cell pattern under optimal exposure conditions without leaving residual resist unremoved when a semiconductor device of polysilicon multilayered structure composed of a memory cell region and a peripheral circuit region is formed. CONSTITUTION:A first to a fourth polysilicon layer, 41 to 43 and 47, are formed on a semiconductor substrate 11, and a process wherein an element which constitutes a memory cell region 21 and/or another element which constitutes a peripheral circuit region 31 provided around the former element is formed of these polysilicon layers is repeatedly carried out to form a semiconductor device of this constitution. For instance, when the pattern of the memory cell region 21 is formed of the fourth polysilicon layer 47, openings 48 to 50 are provided for the fourth polysilicon layer 47 corresponding to a connection hole forming part 32, a fuse forming part 33, and a bonding pad forming part 34 provided to the peripheral circuit region 31.
申请公布号 JPH06236885(A) 申请公布日期 1994.08.23
申请号 JP19930045949 申请日期 1993.02.09
申请人 SONY CORP 发明人 OKAMOTO YUTAKA;ISHIDA MINORU
分类号 H01L23/52;H01L21/3205;H01L21/8244;H01L27/11 主分类号 H01L23/52
代理机构 代理人
主权项
地址