发明名称 SELF-MATCHING VERTICAL ANTI-FUSE
摘要 PURPOSE: To reduce the number of holes required for each inter-connection and to effectively reduce a surface area necessary for a circuit by providing a number of programmable anti fuses. CONSTITUTION: A plurality of anti fuses are used for electrically connection with one or both of a pair of interconnections 3. The circuit has plural pairs of interconnections 3, which respectively have a conductive surface 35, an amorphous silicon layer 7, a barrier wall layer 9, a pattern-formed dielectric layer 5 having at least one window exposing a part of the amorphous silicon layer 7 and that of the top part of the barrier wall layer 9, and an aluminum layer. The silicon layer 7 and the barrier wall layer 9 cover the surface of a substrate 1 between the pair of interconnections 3. When an appropriate program voltage is applied, a conductive path occurs in one or both of the interconnections 3. This arrangement requires two anti fuses 137, which saves a considerable amount of substrate area.
申请公布号 JPH06216254(A) 申请公布日期 1994.08.05
申请号 JP19930317788 申请日期 1993.12.17
申请人 AMERICAN TELEPH & TELEGR CO <ATT> 发明人 DEIBUITSUDO POORU FUABUROO
分类号 H01L21/82;H01L23/525;(IPC1-7):H01L21/82 主分类号 H01L21/82
代理机构 代理人
主权项
地址