摘要 |
A method and an arrangement minimizes skew in digital synchronous systems. The arrangement includes N number of driver circuits, each of which has a P number of buffer units, of which each has an input and an output. Each driver circuit has a delay of delta 1, delta 2, delta 3, delta 4 . . . delta N. Of these buffer units, N-1 buffer units are reserved while the inputs of the remaining buffer units P-(N-1) are connected mutually in parallel. The reserved buffer units are used as follows. A signal deriving from a signal source is applied to an input of a first buffer unit in each of the N-number of driver circuits, where the signal is subjected to a delay. The one-time delayed signal from a driver circuit is then delayed once, and only once, in the reserved buffer units of each of the remaining driver circuits. This procedure is repeated for each of the once-delayed signals on the outputs of the first buffer unit in each of the remaining N-1 driver circuits. Output signals which are mutually delayed by a time delay of delta 1+ delta 2+ delta 3+ delta 4 . . .+ delta N appear on the outputs of the buffer units in each of the driver circuits, the inputs of these buffer units being connected in parallel. |