发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PURPOSE:To reduce power consumption by reducing a signal amplitude on a data line in a memory cell. CONSTITUTION:The flip-flop circuit type memory cell is basically constituted of MP5, MP6 whose gates and drains are cross-connected and MN1, MN2 whose gates are connected to a word line WL, and further, is constituted of MP1, MP2 whose gates and drains are cross-connected and MP3, MP4 whose sources are connected to data lines D1, D2. By such a constitution, only by supplying a small amplitude signal to the data line, information is read and written and then the rate is accelerated and power consumption is reduced.
申请公布号 JPH0689582(A) 申请公布日期 1994.03.29
申请号 JP19920241718 申请日期 1992.09.10
申请人 HITACHI LTD 发明人 HIGUCHI HISAYUKI;TACHIBANA MASARU
分类号 G11C11/412;H01L21/8244;H01L27/11 主分类号 G11C11/412
代理机构 代理人
主权项
地址