发明名称 Method and apparatus for the mapping of physically non-contiguous memory fragments to be linearly addressable
摘要 A method and apparatus for use in read/write operations by a processor that reads and writes information in first and second address formats. The method and apparatus include a memory and a memory mapper for remapping according to a predetermined scheme those memory fragments not containing information stored in the first address format. Memory fragments are thus accessible to the processor for reading and writing information in the second address format. Such remapping operation results in the memory fragments appearing logically contiguous. In the preferred embodiment, the first address format is an x-y address format and the second address format is a linearly addressable format. An alternative embodiment discloses the use of a second memory for reading and writing information in the second address format. In that embodiment, the memory mapper remaps the memory fragments to appear logically contiguous with said second memory. The invention finds particular utility in conjunction with a graphics processor system. In such a system, the memory mapper is a programmable array logic device and the memory is VRAM memory. In certain situations it is preferred to remap that portion of the memory where information is to be stored in the first address format so that the first information signal is stored in locations which are physically contiguous.
申请公布号 US5293593(A) 申请公布日期 1994.03.08
申请号 US19900596176 申请日期 1990.10.11
申请人 HEWLETT-PACKARD COMPANY 发明人 HODGE, DAVID J.;KEITH, JOHN C.;SORENSEN, LIEF J.;TUCKER, STEVEN P.
分类号 G06F12/02;G06T1/60;G09G5/39;(IPC1-7):G06F12/02 主分类号 G06F12/02
代理机构 代理人
主权项
地址